
512Kx16 CMOS EEPROM MODULE FEATURES

- Access Time of 140, 150, 200ns
- Packaging:
 - 68 lead, 40mm Hermetic CQFP (Package 501)
- Organized as 4 banks of 128Kx16
- Write Endurance 10,000 Cycles
- Data Retention Ten Years Minimum
- Military Temperature Range
- Low Power CMOS
- Automatic Page Write Operation

- Page Write Cycle Time: 10ms Max
- Data Polling for End of Write Detection
- Hardware and Software Data Protection
- TTL Compatible Inputs and Outputs
- 5 Volt Power Supply
- 8 Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight 20 grams typical


FIGURE 1 – PIN CONFIGURATION Top View



Pin Description

I/O0-15	Data Input/Output
A0-16	Address Inputs
WE#	Write Enable
CS1-4#	Chip Selects
OE#	Output Enable
Vcc	+5.0V Power
GND	Ground
NC	Not Connected

Block Diagram



NOTE: CS1-4# are used as bank selects. During reads, only one CSx# can be active at one time.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol		Unit
Operating Temperature	TA	-55 to +125	°C
Storage Temperature	Tstg	-65 to +150	°C
Signal Voltage Relative to GND	V _G	-0.6 to + 6.25	V
Voltage on OE# and A9		-0.6 to +13.5	V

NOTE:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

	J J		•	
Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	4.5	5.5	V
Input High Voltage	ViH	2.0	Vcc + 0.3	V
Input Low Voltage	VIL	-0.3	+0.8	V
Operating Temp. (Mil.)	TA	-55	+125	°C

TRUTH TABLE

CS#	OE#	WE#	Mode	Data I/O
Н	Х	Х	Standby	High Z
L	L	Н	Read	Data Out
L	Н	L	Write	Data In
X	Н	Х	Out Disable	High Z/Data Out
Х	Х	Н	Write	
Х	L	Х	Inhibit	

CAPACITANCE

 $T_A = +25$ °C

Parameter	Symbol	Conditions	Max	Unit
OE capacitance	COE	VIN = 0 V, f = 1.0 MHz	50	pF
WE capacitance	CWE	VIN = 0 V, f = 1.0 MHz	50	pF
CS1-4 capacitance	ccs	VIN = 0 V, f = 1.0 MHz	25	pF
Data I/O capacitance	CI/O	VI/O = 0 V, f = 1.0 MHz	40	pF
Address input capacitance	CAD	VIN = 0 V, f = 1.0 MHz	70	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

 $V_{CC} = 5.0V$, $V_{SS} = 0V$, $-55^{\circ}C \le T_{A} \le +125^{\circ}C$

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	ILI	V_{CC} = 5.5, V_{IN} = GND to V_{CC}		10	μA
Output Leakage Current	ILO	CS# = V _{IH} , OE# = V _{IH} , Vout = GND to V _{CC}		10	μA
Operating Supply Current (x16)	Iccx16	CS1# = V _{IL} , OE# = CS2-4# = V _{IH} , f = 5MHz, V _{CC} = 5.5		160	mA
Chip Erase Current	Icc1	CS# = V _{IL} , OE# = V _{IH} , f = 5MHz, V _{CC} = 5.5		250	mA
Standby Current	IsB	CS# = V _{IH} , OE# = V _{IH} , f = 5MHz, V _{CC} = 5.5		5	mA
Output Low Voltage	Vol	loL = 2.1mA, Vcc = 4.5V		0.45	V
Output High Voltage	Vон	Iон = -400µA, Vcc = 4.5V	2.4		V

NOTE: DC test conditions: $V_{IH} = V_{CC} - 0.3V$, $V_{IL} = 0.3V$

FIGURE 4 AC Test Circuit Current Source V_Z 1.5V (Bipolar Supply)

AC TEST CONDITIONS

Parameter	Тур	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 3.0$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

Notes: Vz is programmable from -2V to +7V.

IoL & IoH programmable from 0 to 16mA.

Tester Impedance Z0 = 75Ω .

Vz is typically the midpoint of VoH and VoL.

IoL & IoH are adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.

White Electronic Designs Corp. reserves the right to change products or specifications without notice.

WRITE

A write cycle is initiated when OE# is high and a low pulse is on WE# or CS# with CS# or WE# low. The address is latched on the falling edge of CS# or WE# whichever occurs last. The data is latched by the rising edge of CS# or WE#, whichever occurs first. A word write operation will automatically continue to completion.

WRITE CYCLE TIMING

Figures 3 and 4 show the write cycle timing relationships. A write cycle begins with address application, write enable and chip select. Chip select is accomplished by placing the CS# line low. Write enable consists of setting the WE# line low. The write cycle begins when the last of either CS# or WE# goes low.

The WE# line transition from high to low also initiates an internal 150 µsec delay timer to permit page mode operation. Each subsequent WE# transition from high to low that occurs before the completion of the 150 µsec time out will restart the timer from zero. The operation of the timer is the same as a retriggerable one-shot.

AC WRITE CHARACTERISTICS

 $V_{CC} = 5.0V$, $V_{SS} = 0V$, $-55^{\circ}C \le T_A \le +125^{\circ}C$

Write Cycle Parameter	Symbol	Min	Max	Unit
Write Cycle Time, TYP = 6ms	twc		10	ms
Address Set-up Time	tas	10		ns
Write Pulse Width (WE# or CS#)	twp	120		ns
Chip Select Set-up Time	tcs	0		ns
Address Hold Time	tан	100		ns
Data Hold Time	tон	10		ns
Chip Select Hold Time	tсsн	0		ns
Data Set-up Time	t _{DS}	100		ns
Output Enable Set-up Time	toes	10		ns
Output Enable Hold Time	tоен	10		ns
Write Pulse Width High	twph	50		ns

FIGURE 3 - WRITE WAVEFORM WE# CONTROLLED





FIGURE 4 - WRITE WAVEFORM CS# CONTROLLED



READ


The module stores data at the memory location determined by the address pins. When CS# and OE# are low and WE# is high, this data is present on the outputs. When CS# and OE# are high, the outputs are in a high impedance state. This two line control prevents bus contention.

AC READ CHARACTERISTICS

 $V_{CC} = 5.0V$, $V_{SS} = 0V$, $-55^{\circ}C \le T_{A} \le +125^{\circ}C$

Parameter		-140		-150		-200		
	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	140		150		200		ns
Address Access Time	tacc		140		150		200	ns
Chip Select Access Time	tacs		140		150		200	ns
Output Hold from Address Change, OE# or CS#	toh	0		0		0		ns
Output Enable to Output Valid	toe	0	50	0	55	0	55	ns
Chip Select or OE# to High Z Output	tdf		50		70		70	ns

FIGURE 5 - READ WAVEFORMS



Notes:

OE# may be delayed up to $\ensuremath{\mathsf{tACS}}$ - $\ensuremath{\mathsf{tOE}}$ after the falling edge of CS# without impact

on toe or by tacc - toe after an address change without impact on tacc.

CS1-4# are used as bank selects.

During reads, only one CSx# can be active at one time.

DATA POLLING


The module offers a data polling feature which allows a faster method of writing to the device. Figure 6 shows the timing diagram for this function. During a word or page write cycle, an attempted read of the last word written will result in the complement of the written data on I/O7 and I/O15. Once the write cycle has been completed, true data is valid on all outputs and the next cycle may begin. Data polling may begin at any time during the write cycle.

DATA POLLING CHARACTERISTICS

 $V_{CC} = 5.0V$, $V_{SS} = 0V$, $-55^{\circ}C \le T_{A} \le +125^{\circ}C$

Parameter	Symbol	Min	Max	Unit
Data Hold Time	t _{DH}	10		ns
OE# Hold Time	tоен	10		ns
OE# To Output Valid	toE		55	ns
Write Recovery Time	twr	0		ns

FIGURE 6 - DATA POLLING WAVEFORM



PAGE WRITE OPERATION

The module has a page write operation that allows one to 128 words of data to be written into the device and consecutively loads during the internal programming period. Successive words may be loaded in the same manner after the first data word has been loaded. An internal timer begins a time out operation at each write cycle. If another write cycle is completed within 150µs or less, a new time out period begins. Each write cycle restarts the delay period. The write cycles can be continued as long as the interval is less than the time out period.

The usual procedure is to increment the least significant address lines from A₀ through A₆ at each write cycle. In this manner a page of up to 128 words can be loaded in to the EEPROM in a burst mode before beginning the relatively long interval programming cycle.

After the 150µs time out is completed, the EEPROM begins an internal write cycle. During this cycle the entire page of words will be written at the same time. The internal programming cycle is the same regardless of the number of words accessed.

PAGE WRITE CHARACTERISTICS

 $V_{CC} = 5.0V$, $V_{SS} = 0V$, $-55^{\circ}C \le T_A \le +125^{\circ}C$

Page Mode Write Characteristics	Symbol			Unit
Parameter		Min	Max	
Write Cycle Time, TYP = 6ms	twc		10	ms
Address Set-up Time	tas	0		ns
Address Hold Time (1)	tан	50		ns
Data Set-up Time	tos	50		ns
Data Hold Time	tон	0		ns
Write Pulse Width	twp	100		ns
Word Load Cycle Time	tBLC	·	150	μs
Write Pulse Width High	twph	50		ns

^{1.} Page address must remain valid for duration of write cycle.

FIGURE 7 - PAGE MODE WRITE WAVEFORM




FIGURE 8 – SOFTWARE BLOCK DATA PROTECTION ENABLE ALGORITHM(1)

LOAD DATA AAAA TO ADDRESS 5555

LOAD DATA 5555 TO ADDRESS 2AAA

LOAD DATA A0A0 TO ADDRESS 5555

WRITES ENABLED(2)

LOAD DATA XXXX TO ANY ADDRESS⁽⁴⁾

LOAD LAST WORD TO PR

ENTER DATA
PROTECT STATE

NOTES:

- Data Format: I/O₇₋₀ (Hex); Address Format: A₁₄ -A₀ (Hex).
- 2. Write Protect state will be activated at end of write even if no other data is loaded.
- 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 128 words of data to be loaded.

FIGURE 9 -SOFTWARE BLOCK DATA PROTECTION **DISABLE ALGORITHM(1)**

LOAD DATA AAAA ADDRESS 5555

LOAD DATA 5555 ADDRESS 2AAA

LOAD DATA 8080 TO ADDRESS 5555

LOAD DATA AAAA TO ADDRESS 5555

LOAD DATA 5555 TO ADDRESS 2AAA

LOAD DATA 2020 ADDRESS 5555

FXIT DATA

PROTECT STATE(3)

LOAD DATA XXXX TO ANY ADDRESS(4)

LOAD LAST WORD TO LAST ADDRESS

SOFTWARE DATA PROTECTION

A software write protection feature may be enabled or disabled by the user. When shipped by White Microelectronics, the module has the feature disabled. Write access to the device is unrestricted.

To enable software write protection, the user writes three access code words to three special internal locations. Once write protection has been enabled, each write to the EEPROM must use the same three-word write sequence to permit writing. After setting software data protection, any attempt to write to the device without the three-word command sequence will start the internal write timers. No data will be written to the device, however, for the duration of two. The write protection feature can be disabled by a six-word write sequence of specific data to specific locations. Power transitions will not reset the software write protection.

Each 128K-word block of the EEPROM has independent write protection. One or more blocks may be enabled and the rest disabled in any combination. The software write protection guards against inadvertent writes during power transitions, or unauthorized modification using a PROM programmer.

HARDWARE DATA PROTECTION

These features protect against inadvertent writes to the module. These are included to improve reliability during normal operation:

a) Vcc power on delay

As Vcc climbs past 3.8V typical the device will wait 5 msec typical before allowing write cycles.

b) Vcc sense

While below 3.8V typical write cycles are inhibited.

c) Write inhibiting

Holding OE# low and either CS# or WE# high inhibits write cycles.

d) Noise filter


Pulses of <8ns (typ) on WE# or CS# will not initiate a write cycle.

NOTES:

- 1. Data Format: I/O₁₅₋₀ (Hex); Address Format: A16 -A0 (Hex).
- 2. Write Protect state will be activated at end of write even if no other data is loaded.
- 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 128 words of data may loaded.


White Electronic Designs Corp. reserves the right to change products or specifications without notice

PACKAGE 501: 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G4)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

ORDERING INFORMATION



White Electronic Designs Corp. reserves the right to change products or specifications without notice.